

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V500HK1 SUFFIX: LS5

Customer:						
APPROVED BY	SIGNATURE					
Name / Title Note						
Please return 1 copy for your confirmation with your signature and comments.						

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	HT Hung

Version 2.0 Date 15 Jun.2012



CONTENTS

Version 2.0	2	Date 15 Jun.2012
6.2 POWER ON/OFF SEQUENCE		35
6.1.2 Timing spec for Frame Rate=120 Ha	Z	32
6.1.1 Timing spec for Frame Rate=100 H	Z	31
6.1 INPUT SIGNAL TIMING SPECIFICAT	ΓΙΟΝS (Ta = 25 ± 2 °C)	31
6. INTERFACE TIMING		31
5.6 COLOR DATA INPUT ASSIGNMENT		29
5.5 LVDS INTERFACE		
5.4 BLOCK DIAGRAM OF INTERFACE		
5.3 DRIVING BOARD UNIT		24
5.2 BACKLIGHT UNIT		24
5.1 TFT LCD MODULE		17
5 .INPUT TERMINAL PIN ASSIGNMENT		17
4.1 TFT LCD MODULE		16
4. BLOCK DIAGRAM OF INTERFACE		16
3.2.3 CONVERTER INTERFACE CHARA	ACTERISTICS	14
3.2.2 CONVERTER CHARACTERISTICS		
3.2.1 LED LIGHT BAR CHARACTERIST		
3.2 BACKLIGHT UNIT		12
3. ELECTRICAL CHARACTERISTICS		
2.3.1 BACKLIGHT CONVERTER UNIT		8
2.3.1 TFT LCD MODULE		8
2.3 ELECTRICAL ABSOLUTE RATING		8
2.2 PACKAGE STORAGE		8
2.1 ABSOLUTE RATINGS OF ENVIRON		
2. ABSOLUTE MAXIMUM RATINGS		7
1.5 MECHANICAL SPECIFICATIONS		6
1.4 GENERAL SPECIFICATIONS		5
1.3 APPLICATION		5
1.2 FEATURES		5
1.1 OVERVIEW		5
1. GENERAL DESCRIPTION		5



6.2.1 POWER ON/OFF SEQUENCE	35
6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON	36
7. OPTICAL CHARACTERISTICS	37
7.1 TEST CONDITIONS	37
7.2 OPTICAL SPECIFICATIONS	38
8. DEFINITION OF LABELS	
8.1 CMI MODULE LABEL	43
9. Packaging	
9.1 PACKING SPECIFICATIONS	
9.2 PACKING METHOD	44
10. PRECAUTIONS	46
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	46
10.2 SAFETY PRECAUTIONS	46
10.3 SAFETY STANDARDS	46
11. MECHANICAL CHARACTERISTIC	47



REVISION HISTORY

Version	Date	Page (New)	Section	Description
B1	Nov.17,11	all	all	Preliminary Specification Ver 1.0 was first issued.
C1	Jan.31 ,12	all	all	Approval Specification Ver 2.0 was first issued.
C1	Jun.15 ,12	p.45	9.2	Package Method



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V500HK1-LS5 is a 50" TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface.

This module supports 1920 x 1080 HDTV format and can display true 1.07G colors (8-bit + Hi-FRC /color).

The driving board module for backlight is built-in.

1.2 FEATURES

- High brightness 400nits
- High contrast ratio 5000:1
- Fast response time Gray to Gray typical 6.5 ms
- High color saturation 72% NTSC
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1095.84(H) x (V) 616.41 (50" diagonal)	mm	(1)
Bezel Opening Area	1102.84(H) x 623.41(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1903(H) x 0.5708(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.073G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 3.5%), Hardness 3H	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.



1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	1121.14	1122.64	1124.14	mm	Module Size
	Vertical (V)	643.81	645.31	646.81	mm	
Module Size	Depth (D)	14.1	15.1	16.1	mm	To Rear
Weight		23	24	25	mm	To converter cover
	Weight		14000		G	Weight

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Cumbal	V	alue	Unit	Note	
item	Symbol	Min.	Min. Max.		Note	
Storage Temperature	T _{ST}	-20	+60	٥C	(1)	
Operating Ambient Temperature	T _{OP}	0	50	٥C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	35	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 30 min, 1 time each X, Y, Z.
- Note (5)At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.0 7 Date 15 Jun.2012



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATING

2.3.1 TFT LCD MODULE

Item	Svmbol	Va	lue	Unit	Note	
	Cy50.	Min.	Max.	.		
Power Supply Voltage	V _{cc}	-0.3	13.5	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.3.1 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Light Bar Voltage	V_W	Ta = 25 °C	-	-	58.8	V_{RMS}	3D Mode
Converter Input Voltage	V_{BL}	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	6	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.



3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

Note (1) The module should be always operated within the above ranges.


Note (2) Measurement condition:

	Parameter		Cumbal		Value	Unit	Note	
	Parame	eter	Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	_	_	3.2	А	(2)
		White Pattern	_	_	6.6	7.92	W	
Power Co	nsumption	Horizontal Stripe	_	_	15.6	21.12	W	
		Black Pattern	_	_	6.36	7.656	W	(5)
Power Supply Current		White Pattern	_	_	0.55	0.6	А	(3)
		Horizontal Stripe	_	_	1.3	1.6	Α	
		Black Pattern	_	_	0.53	0.58	Α	
	Differential In Threshold Vo		V_{LVTH}	+100	_	_	mV	
	Differential In Threshold Vo	put Low	V_{LVTL}	_	_	-100	mV	
LVDS interface	Common Inp	ut Voltage	V _{CM}	1.0	1.2	1.4	V	(4)
<u>(</u>	Differential in (single-end)	put voltage	V _{ID}	200	_	600	mV	
	Terminating F	Terminating Resistor		_	100	_	ohm	
CMIS	IIS Input High Threshold Voltage		V _{IH}	2.7	_	3.3	V	
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V	


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






Vcc rising time is 470us




Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 120 \,\text{Hz}$, whereas a power dissipation check pattern below is displayed.

Version 2.0 10 Date 15 Jun.2012





Note (4) The LVDS input characteristics are as follows:





3.2 BACKLIGHT UNIT

3.2.1 LED LIGHT BAR CHARACTERISTICS (Ta= 25± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Offic	Note
Total Current (16 String)	If	-	1840	1952	mA	
One String Compant	I _{L(2D)}	-	115	122	mA	
One String Current	I _{L(3D)}	-	400	424	mApeak	3D ENA=ON
LED Forward Voltage	V_{f}	5.5	6.15	7	V_{DC}	I _L =115mA
One String Voltage	V _W	44	-	56	V_{DC}	I _L =115mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = $25\pm2^{\circ}$ C, I_L =115mA.

3.2.2 CONVERTER CHARACTERISTICS (Ta= 25± 2 °C)

Parameter	Symbol	Value			Unit	Note	
Farameter	Symbol	Min. Typ. Max.		Offic			
Power Consumption	P _{BL(2D)}	-	87.3	96	W	(1), (2) IL = 115mA	
Fower Consumption	P _{BL(3D)}	-	85	96	W	(1), (2) IL=400mA.	
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC		
0	I _{BL(2D)}	_	3.64	4	A	Non Dimming	
Converter Input Current	I _{BL(3D)}	_	3.2	4	A		
Input Insuch Current	I _{R(2D)}	-	-	6.5	Apeak	V _{BL} =22.8V,(IL=typ.) (3), (6)	
Input Inrush Current	I _{R(3D)}	-	1	10	Apeak	V _{BL} =22.8V,(IL= 360mA.)(3), (6)	
Dimming Frequency	FB	170	180	190	Hz	(5)	
Minimum Duty Ratio	DMIN	5	10	-	%	(4), (5)	

Note (1) The power supply capacity should be higher than the total converter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

Note (2) The measurement condition of Max. value is based on 50" backlight unit under input voltage 24V,






average LED current 115 mA at 2D Mode (LED current 400m A_{peak} at 3D Mode) and lighting 1 hour later.

- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) 5% minimum duty ratio is only valid for electrical operation.
- Note (5) FB and DMIN are available only at 2D Mode.
- Note (6) Below diagram is only power supply design reference.

Test Condition: VBL=22.8V,IL=115mA at 2D Mode/IL=(400)mApeak at 3D Mode.





3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test	Value		Unit	nit Note		
		Symbol	Condition	Min.	Тур.	Max.	Unit	INC	ne
ON ON		VBLON -	_	2.0	_	5.0	V		
On/Off Control Voltage	OFF	VBLOIN		0	_	0.8	٧		
External PWM Control	ні			2.0		5.25	>	Duty on	(5), (6)
Voltage	LO	VEPWM		0	_	0.8	٧	Duty off	(5), (6)
External PWM Frequency		F _{EPWM}	_	95	_	200	Hz	Norma	l mode
Error Signal		ERR	_	_	_	_	_	Abnorma colle Norma	ector I: GND
VBL Rising Time		Tr1	_	30	_	_	ms	10%-9	0%V _{BL}
Control Signal Rising Ti	me	Tr	_	_	_	100	100 ms		
Control Signal Falling Ti	me	Tf				100	ms		
PWM Signal Rising Time	е	TPWMR				50	us	(6	2)
PWM Signal Falling Tim	е	TPWMF		_	_	50	us))))
Input Impedance		Rin		1			МΩ	EPWM	, BLON
PWM Delay Time		TPWM		100	_	_	ms	(6	6)
BLON Delay Time		T _{on}	_	300	_	_	ms		
DEGIN Delay Time		T _{on1}	_	300	_	_	ms		
BLON Off Time		Toff	_	300	_	_	ms		

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

- Note (4) When converter protective function is triggered, ERR will output open collector status.
- Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.
- Note (6) EPWM is available only at 2D Mode.
- Note(7) [Recommend] EPWM duty ratio is set at 100%(Max. Brightness) in 3D Mode.






Fig. 1




Fig. 2

Version 2.0 15 Date 15 Jun.2012



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE CH3_0(+/-) CNF2: WF23-400-413C INPUT CONNECTOR CH3_1(+/-) CH3_2(+/-) CH3_3(+/-) or equivalent CH3_4(+/-) CH3_CLK(+/-) **SCAN DRIVER TIMING** CH4_0(+/-) **TFT LCD PANEL** CH4_1(+/-) CH4_2(+/-) **CONTROLLER** (1920x3x1080) CH4_3(+/-) CH4_4(+/-) CH4_CLK(+/-) CH1_0(+/-) CH1_1(+/-) CH1_2(+/-) CH1_3(+/-) CH1_4(+/-) **DATA DRIVER** CH1_CLK(+/-) CNF1:WF23-400-513C-FCN CH2_0(+/-) DC/DC CONVERTER CH2_1(+/-) CH2_2(+/-) INPUT CONNECTOR & REFERENCE CH2_3(+/-) or equivalent CH2_4(+/-) **VOLTAGE** CH2_CLK(+/-) SCL SDA SELLVDS 2D/3D LR LD_EN SCN_EN L/R_O VCC **GND** L/R_O **OUTPUT CONNECTOR** CN6:LM123S-010-H-TF1-3 or equivalent **CONVERTER** CONNECTOR CN2,3,4,5: 196388-12041-3 (P-TWO) VBL—▶ or equivalent GND → CN1: ERR ◀ S14B-PH-SM4-TB **LED** (JST) or **BACKLIGHT** E_PWM──► CI0114M1HR0-LA UNIT BLON → (CvilLux)



5 .INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (WF23-400-513C-FCN) or equivalent)

1 N.C. No Connection 2 SCL I2C Serial Clock (for 3D format selection function) 3 SDA I2C Serial Data (for 3D format selection function) 4 N.C. No Connection	(1) (11) (1) (10) (1) (2)(7)
3 SDA I2C Serial Data (for 3D format selection function) 4 N.C. No Connection	(1) (10) (1)
4 N.C. No Connection	(1) (10) (1)
	(10)
	(1)
5 L/R_O Output signal for Left Right Glasses control	
6 N.C. No Connection	(2)(7)
7 SELLVDS Input signal for LVDS Data Format Selection	
8 N.C. No Connection	
9 N.C. No Connection	(1)
10 N.C. No Connection	
11 GND Ground	
12 CH1[0]- First pixel Negative LVDS differential data input. Pair 0	
13 CH1[0]+ First pixel Positive LVDS differential data input. Pair 0	
14 CH1[1]- First pixel Negative LVDS differential data input. Pair 1	(0)
15 CH1[1]+ First pixel Positive LVDS differential data input. Pair 1	(9)
16 CH1[2]- First pixel Negative LVDS differential data input. Pair 2	
17 CH1[2]+ First pixel Positive LVDS differential data input. Pair 2	
18 GND Ground	
19 CH1CLK- First pixel Negative LVDS differential clock input.	(0)
20 CH1CLK+ First pixel Positive LVDS differential clock input.	(9)
21 GND Ground	
22 CH1[3]- First pixel Negative LVDS differential data input. Pair 3	
23 CH1[3]+ First pixel Positive LVDS differential data input. Pair 3	(0)
24 CH1[4]- First pixel Negative LVDS differential data input. Pair 4	(9)
25 CH1[4]+ First pixel Positive LVDS differential data input. Pair 4	
26 2D/3D Input signal for 2D/3D Mode Selection	(3)(6)(8)
27 L/R Input signal for Left Right eye frame synchronous(Frame se mode)	equence (4)(8)
28 CH2[0]- Second pixel Negative LVDS differential data input. Pair 0	(9)



29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(0)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	(9)
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	(0)
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	(9)
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	LD_EN	Input signal for Local Dimming Enable	(5)(8)
43	SCN_EN	Input signal for Scanning Enable	(6)(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	
48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

CNF2 Connector Pin Assignment (CNF2: WF23-400-413C,FCN)

Pin	Name	Description	Note
1	N.C.	No Connection	
2	N.C.	No Connection	
3	N.C.	No Connection	(1)
4	N.C.	No Connection	(1)
5	N.C.	No Connection	
6	N.C.	No Connection	
7	N.C.	No Connection	(1)



8	N.C.	No Connection		
9	GND	Ground		
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0		
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0		
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	(0)	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	(9)	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2		
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2		
16	GND	Ground		
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(0)	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	(9)	
19	GND	Ground		
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3		
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	(0)	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	(9)	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4		
24	GND	Ground		
25	GND	Ground		
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0		
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0		
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	(0)	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	(9)	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2		
31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2		
32	GND	Ground		
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	(0)	
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	(9)	
35	GND	Ground		
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	(0)	
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	(9)	
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	(0)	
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	(9)	



40	GND	Ground	
41	GND	Ground	

CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)

1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(10)
7	N.C.	No Connection	
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (4) Input signal for Left Right eye frame synchronous

 V_{IL} =0~0.8 V, V_{IH} =2.0~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal



Note (5) Local dimming enable selection.

L= Connect to GND, H=Connect to +3.3V

LD_EN	Note
L	Local Dimming Disable
Н	Local Dimming Enable




Note (6) Scanning enable selection.

L= Connect to GND or Open, H=Connect to +3.3V

SCN_EN	Note
L or Open	Scanning Disable
Н	Scanning Enable

Note (7) SELLVDS LD_EN signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




System side LCM side

System side

R1 < 1K

Note (8) 2D/3D, L/R and SCN_EN signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side: R1 < 1K

Note (9) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919




Port Fourth Pixel 4, 8, 12,1916, 1920

Note (10) The definition of L/R_O signal as follows

L= 0V , H= +3.3V

L/R_O	Note
L	Right glass turn on
Н	Left glass turn on



Note (11) Please reference Appendix A



5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN2,3,4,5: 196388-12041-3 (P-TWO) or equivalent

Pin №	Symbol	Feature
1	VLED	
2	VLED	Positive of LED String
3	VLED	Positive of LED String
4	VLED	
5	NC	
6	NC	NC
7	NC	INC.
8	NC	
9	N1	
10	N2	Negative of LED String
11	N3	Negative of LED String
12	N4	

Note (1)The backlight interface housing for high voltage side is a model 51281-1094, manufactured by Molex or equivalent. The mating header on converter part number is 51281-1094

5.3 DRIVING BOARD UNIT

CN1(Header): S14B-PH-SM4-TB (JST) or CI0114M1HR0-LA (CvilLux)


Pin No.	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	ERR	Normal (GND) Abnormal (Open					
12	BLON	BL ON/OFF					
13	NC	NC					
14	E_PWM	External PWM Control					

Notice


1. If Pin14 is open, E_PWM is 100% duty.



5.4 BLOCK DIAGRAM OF INTERFACE









AR0~AR9	First Pixel R Data	BR0~BR9	Second Pixel R Data
AG0~AG9	First Pixel G Data	BG0~BG9	Second Pixel G Data
AB0~AB9	First Pixel B Data	BB0~BB9	Second Pixel B Data
		DE	Data enable signal
		DCLK	Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9	Third Pixel R data	DR0~DR9	Fourth Pixel R data
CG0~CG9	Third Pixel G data	DG0~DG9	Fourth Pixel G data
CB0~CB9	Third Pixel B data	DB0~OB9	Fourth Pixel B data

Note (1) A \sim D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.



5.5 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open





5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

Note (1) 0: Low Level Voltage, 1: High Level Voltage

	, o. 2011 2010 voi											Da	ata	Sigr	nal			ı							
	Color				Re	ed							G	reer	1						Bl	ue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	В4	В3	B2	В1	В0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Cross	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Crov	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Crass	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Blue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1



Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	-	-	350	ps	(3)
Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	ı	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	(4)
LVDS	Setup Time	Tlvsu	600	-	-	ps	
Receiver Data	Hold Time	Tlvhd	600	-	-	ps	(5)

6.1.1 Timing spec for Frame Rate=100 Hz

Signal	1	Item	Symbol	Min.	Тур.	Max.	Unit	Note
From a rata	2D	mode	F _{r5}	94	100	106	Hz	
Frame rate	3D	mode	F _{r5}	100	100	100	Hz	(7)
		Total	Tv	1090	1350	1395	Th	Tv=Tvd+Tv b
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	_
Active		Blank	Tvb	10	270	315	Th	_
Display Term	3D Mdoe	Total	Tv		1350		Th	
101111		Display	Tvd		1080		Th	(6), (8)
		Blank	Tvb		270		Th	
		Total	Th	520	550	670	Тс	Th=Thd+T hb
Horizontal	2D Mode	Display	Thd	480	480	480	Тс	_
Active		Blank	Thb	40	70	190	Тс	_
Display Term		Total	Th	520	520	670	Тс	Th=Thd+T hb
	3D Mdoe	Display	Thd	480	480	480	Тс	_
		Blank	Thb	40	70	190	Тс	_



6.1.2 Timing spec for Frame Rate=120 Hz

Signal	It	em	Symbol	Min.	Тур.	Max.	Unit	Note
Гиото пово	2D	mode	F _{r6}	114	120	126	Hz	
Frame rate	3D	mode	F _{r6}	120	120	120	Hz	(7)
		Total	Tv	1090	1125	1395	Th	Tv=Tvd+Tvb
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	_
Active		Blank	Tvb	10	45	315	Th	_
Display	3D Mdoe	Total	Tv		1125		Th	
Term		Display	Tvd		1080	Th	(6), (8)	
		Blank	Tvb		45	Th		
		Total	Th	520	550	670	Тс	Th=Thd+Thb
Horizontal	2D Mode	Display	Thd	480	480	480	Тс	_
Active		Blank	Thb	40	70	190	Тс	_
Display		Total	Th	520	550	670	Тс	Th=Thd+Thb
Term	3D Mdoe	Display	Thd	480	480	480	Тс	_
		Blank	Thb	40	70	190	Тс	_

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.


Note (2) Please make sure the range of pixel clock has follow the below equation:


$$Fclkin(max) \ge Fr_6 \times Tv \times Th$$

$$Fr_5 \times Tv \times Th \ge Fclkin(min)$$




INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$


Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T₁ - Tl-



Version 2.0 33 Date 15 Jun.2012




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



- Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 100Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode
- Note (7) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note (8) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Version 2.0 34 Date 15 Jun.2012




6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

6.2.1 POWER ON/OFF SEQUENCE


To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence



6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.

Version 2.0 36 Date 15 Jun.2012




7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	ipply Voltage V _{CC}		V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
LED Current I _L		115	mA		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.

Local Dimming Function should be Disable before testing to get the steady optical characteristics (According to 5.1 CNF1 Connector Pin Assignment, Pin no. "42")





7.2 OPTICAL SPECIFICATIONS


The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol		Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR			3500	5000	-	-	Note (2)
Response Time		Gray to gray				6.5	13	ms	Note (3)
Center Luminance of			2D		320	400	-	cd/m ²	Note (4)
White		L _C	3D			85	-	cd/m ²	Note (8)
White Variation	n	δW					1.3	-	Note (6)
			2D		-	-	4	%	Note (5)
Cross Talk		СТ	3D-W		-	4	ı	%	Note (8)
			3D-D		-	12	ı	%	Note (8)
	Red	F	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.644		-	
	Red	F	Ry	Viewing angle at		0.330		-	
	Green	Gx Gy		normal direction	Tyro	0.296	Тур.+	-	
						0.595		-	
Color	Blue	Е	Зx		Typ 0.03	0.148	0.03	-	
Chromaticity		Е	Ву			0.054		-	
Officinations	White	Wx				0.280		-	
		٧	Vy			0.290		-	
	Correlated of	color temperature				9800		K	
	Color Gamut	C.G.			-	72	-	%	NTSC
Viewing Angle	Horizontal	θ	x+		80	88	-	Deg.	(1)
		θ	x-	OD: 00	80	88	-		
	Vertical	θ	+	CR≥20	80	88	-		
		θ	Υ-		80	88	-		
Transmission direction of the up polarizer		Φ) _{up}	-	-	90	-	Deg.	(7)



Note (1) Definition of Viewing Angle $(\theta x, \theta y)$:

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L1023: Luminance of gray level 1023

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Note (4) Definition of Luminance of White (L_C):



Measure the luminance of gray level 1023 at center point.

 $L_C = L$ (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 1023 pattern (cd/m2)


YB = Luminance of measured location with gray level 1023 pattern (cd/m2)



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 1023 at 5 points


 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$




Note (7) This is a reference for designing the shutter glasses of 3D application.

Definition of the transmission direction of the up polarizer:





The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.









Note(8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):

a. Test pattern

Left eye image and right eye image are displayed alternated



b. Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

c. Definition of the Center Luminance of White, Lc (3D): L(WW)

d. Definition of the 3D mode white crosstalk, CT (3D-W) :
$$CT(3D-W) \equiv \left| \frac{L(WB) - L(BB)}{L(WW) - L(BB)} \right|$$


e. Definition of the 3D mode dark crosstalk, CT (3D-D) :
$$CT(3D-D) \equiv \left| \frac{L(WW) - L(BW)}{L(WW) - L(BB)} \right|$$




8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





Model Name: V500HK1-LS5

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No. : Manufacturing sequence of product Product Line : $1 \rightarrow \text{Line1}$, $2 \rightarrow \text{Line 2}$, ...etc.



9. Packaging

9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1235(L) X 258 (W) X 751 (H)
- (3) Weight: approximately 59.8 Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method



Sea / Land Transportation (40ft HQ Container)

Sea / Land Transportation (40ft Container) Corner Protector



Air Transportation




Figure. 9-2 Packing method



10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS


The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard	
	UL	UL60950-1:2006 or Ed.2:2007	
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07	
	СВ	IEC60950-1:2005 / EN60950-1:2006+ A11:2009	
	UL	UL60065 Ed.7:2007	
Audio/Video Apparatus	cUL CAN/CSA C22.2 No.60065-03:2006 + A1:2006		
	СВ	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006+ A11:2008	


If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.



11. MECHANICAL CHARACTERISTIC







Appendix A



Appendix A Local Dimming demo function

A.1 I2C address and write command


Device address: 0xC2 Register address: 0x01

Command data: 0x00: Local Dimming demo mode OFF (Note 1)


0x01: Local Dimming demo mode ON (Demo in right half screen) (Note 2)

	Device Address		Register Address			
START	11000010 (0xC2)	ACK	00000001 (0x01)	ACK	00000001 (0x01)	STOP

Note 1: Local Dimming demo OFF




Note 2: Local Dimming demo in right/left mode



A.2 I2C timing



Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	ı	ns
t _{HD-STA}	Start hold time	250	ı	ns
t _{SU-DAT}	Data setup time	80	•	ns
t _{HD-DAT}	Data hold time	0	-	ns
t _{SU-STO}	Stop setup time	250	-	ns
t	Time between Stop condition and	500		ne
t _{BUF}	next Start condition	300	-	ns



Version 2.0 50 Date 15 Jun.2012